Small Signal MOSFET

Complementary 20 V, 540 mA / -430 mA, with ESD protection, SOT-563 package.

Features

- Leading Trench Technology for Low RDS(on) Performance
- High Efficiency System Performance
- Low Threshold Voltage
- ESD Protected Gate
- Small Footprint 1.6 x 1.6 mm
- These are Pb-Free Devices

Applications

- DC-DC Conversion Circuits
- Load/Power Switching with Level Shift
- Single or Dual Cell Li-Ion Battery Operated Systems
- High Speed Circuits
- Cell Phones, MP3s, Digital Cameras, and PDAs

MAXIMUM RATINGS (T_J = 25°C unless otherwise specified)

Para	Symbol	Value	Unit			
Drain-to-Source Voltage	V _{DSS}	20	V			
Gate-to-Source Voltage	V_{GS}	±6	V			
N-Channel	Steady	$T_A = 25^{\circ}C$		540	mA	
Continuous Drain Current (Note 1)	State	$T_A = 85^{\circ}C$		390		
, ,	t ≤ 5 s	T _A = 25°C	1-	570		
P-Channel	Steady	$T_A = 25^{\circ}C$	ΙD	-430		
Continuous Drain Current (Note 1)	State	T _A = 85°C		-310		
	t ≤ 5 s	$T_A = 25^{\circ}C$		-455		
Power Dissipation	Steady		P_{D}	250		
(Note 1)	State	$T_A = 25^{\circ}C$			mW	
	t ≤ 5 s			280		
Pulsed Drain Current	N-Channel	t = 10 us	I _{DM}	1500	mA	
	${\text{P-Channel}}$ $t_p = 10 \ \mu s$					
Operating Junction and	T _J ,	-55 to	°C			
	T _{STG}	150				
Source Current (Body I	I _S	350	mA			
Lead Temperature for S (1/8" from case for 1	T_L	260	°C			

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} Typ	I _D Max (Note 1)
	0.4 Ω @ 4.5 V	
N-Channel 20 V	0.5 Ω @ 2.5 V	540 mA
20 1	0.7 Ω @ 1.8 V	
5	0.5 Ω @ -4.5 V	
P-Channel -20 V	0.6 Ω @ -2.5 V	-430 mA
_3 .	1.0 Ω @ -1.8 V	

PINOUT: SOT-563





MARKING DIAGRAM

TW M =

TW = Specific Device Code

M = Date CodePb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTZD3155CT1G	SOT-563 (Pb-Free)	4000 / Tape & Reel
NTZD3155CT2G	SOT-563 (Pb-Free)	4000 / Tape & Reel
NTZD3155CT5G	SOT-563 (Pb-Free)	8000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{1.} Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq [1 oz] including traces).

Thermal Resistance Ratings

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 2)	R_{\thetaJA}	500	°C/W
Junction-to-Ambient – t = 5 s (Note 2)		447	

^{2.} Surface mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)


Parameter	Symbol	N/P	Test Conditi	on	Min	Тур	Max	Unit
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	N	V _{GS} = 0 V	I _D = 250 μA	20			V
		Р		I _D = -250 μA	-20			
Drain-to-Source Breakdown Voltage Temperature Coefficient	V(BR)DSS/TJ					18		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	N	V _{GS} = 0 V, V _{DS} = 16 V	T _J = 25°C			1.0	μΑ
		Р	V _{GS} = 0 V, V _{DS} = -16 V				-1.0	
		N	V _{GS} = 0 V, V _{DS} = 16 V	T _J = 125°C			2.0	μΑ
		Р	V _{GS} = 0 V, V _{DS} = - 16V	1			-5.0	
Gate-to-Source Leakage Current	I _{GSS}	Р	V _{DS} = 0 V, V _{GS} =	±4.5 V			±2.0	μΑ
		N					±5.0	
ON CHARACTERISTICS (Note 3)								
Gate Threshold Voltage	V _{GS(TH)}	N	$V_{GS} = V_{DS}$	I _D = 250 μA	0.45		1.0	V
		Р	1	I _D = -250 μA	-0.45		-1.0	
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J			•		-1.9		-mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	N	$V_{GS} = 4.5 \text{ V}, I_D = 540 \text{ mA}$			0.4	0.55	
		Р	V _{GS} = -4.5V, I _D = -430 mA			0.5	0.9	Ω
		N	$V_{GS} = 2.5 \text{ V}, I_D = 500 \text{ mA}$ $V_{GS} = -2.5 \text{ V}, I_D = -300 \text{ mA}$ $V_{GS} = 1.8 \text{ V}, I_D = 350 \text{ mA}$ $V_{GS} = -1.8 \text{ V}, I_D = -150 \text{ mA}$			0.5	0.7	
		Р				0.6	1.2	
		N				0.7	0.9	
		Р				1.0	2.0	
Forward Transconductance	9FS	N	V _{DS} = 10 V, I _D = 540 mA			1.0		
		Р	V _{DS} = -10 V, I _D = -	430 mA		1.0		S
CHARGES, CAPACITANCES AND GA	ATE RESISTAN	ICE	•		-	-	-	-
Input Capacitance	C _{ISS}					80	150	
Output Capacitance	C _{OSS}	N	f = 1 MHz, V _{GS} = 0 V V _{DS} = 16 V			13	25	
Reverse Transfer Capacitance	C _{RSS}	1				10	20	. –
Input Capacitance	C _{ISS}					105	175	pF
Output Capacitance	C _{OSS}	Р	$f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$ $V_{DS} = -16 \text{ V}$			15	30	
Reverse Transfer Capacitance	C _{RSS}	1	VDS = -10	-		10	20	

^{3.} Pulse Test: pulse width $\leq\!300~\mu\text{s},$ duty cycle $\leq\!2\%$

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	N/P	Test Conditi	on	Min	Тур	Max	Unit
CHARGES, CAPACITANCES A	AND GATE RESIST	ANCE						
Total Gate Charge	Q _{G(TOT)}		V_{GS} = 4.5 V, V_{DS} = -10 V; I_D = 540 mA			1.5	2.5	
Threshold Gate Charge	Q _{G(TH)}	N				0.1		
Gate-to-Source Charge	Q _{GS}					0.2		
Gate-to-Drain Charge	Q_{GD}					0.35		~C
Total Gate Charge	Q _{G(TOT)}					1.7	2.5	nC
Threshold Gate Charge	Q _{G(TH)}	P	V _{GS} = -4.5 V, V _{DS} = 10 V	'; I _D = -380 mA		0.1		
Gate-to-Source Charge	Q _{GS}	7				0.3		
Gate-to-Drain Charge	Q_{GD}					0.4		
SWITCHING CHARACTERIST	ICS (V _{GS} = V) (Not	e 4)	•	,		-		
Turn-On Delay Time	t _{d(ON)}	N	V_{GS} = 4.5 V, V_{DD} = -10 V, I_{D} = 540 mA, R_{G} = 10 Ω			6.0		
Rise Time	t _r					4.0		
Turn-Of f Delay Time	t _{d(OFF)}					16		
Fall Time	t _f					8.0		
Turn-On Delay Time	t _{d(ON)}	Р				10		ns
Rise Time	t _r		V _{GS} = -4.5 V, V _{DD} = 10 V	, I _D = -215 mA,		12		
Turn-Off Delay Time	t _{d(OFF)}		$V_{GS} = -4.5 \text{ V}, V_{DD} = 10 \text{ V}$ $R_{G} = 10 \Omega$			35		
Fall Time	t _f					19		
Drain-Source Diode Characte	ristics							
Forward Diode Voltage	V_{SD}	N	I _S = 350 mA			0.7	1.2	
		Р	$V_{GS} = 0 \text{ V, T}_{J} = 25^{\circ}\text{C}$	I _S = -350 mA		-0.8	-1.2	V
Reverse Recovery Time	t _{RR}	N	$V_{GS} = 0 \text{ V}, \qquad I_{S} = 350 \text{ mA}$			6.5		
	P dIS/dt = 100 A/ μ s $I_S = -350 \text{ m/}$		I _S = -350 mA		13		ns	

^{4.} Switching characteristics are independent of operating junction temperatures



Gate-to-Source Voltage

and Gate Voltage





Figure 5. On-Resistance Variation with **Temperature**

Figure 6. Drain-to-Source Leakage Current versus Voltage

N-CHANNEL TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)



<u>-</u>Ø 0.1

100

0

0.2

0.3

Figure 9. Resistive Switching Time Variation versus Gate Resistance

10

 R_G , GATE RESISTANCE (Ω)

Figure 10. Diode Forward Voltage versus Current

0.6

V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V)

0.7

8.0

0.5

$\textbf{P-CHANNEL TYPICAL PERFORMANCE CURVES} \ \, (\textbf{T}_{J} = 25^{\circ} \textbf{C} \ \, \text{unless otherwise noted})$




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

P-CHANNEL TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)



DRAIN-T O-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance





Figure 10. Diode Forward Voltage vs. Current

PACKAGE DIMENSIONS


SOT-563, 6 LEAD CASE 463A-01 ISSUE F



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
 - CONTROLLING DIMENSION: MILLIMETERS
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.50	0.55	0.60	0.020	0.021	0.023	
ь	0.17	0.22	0.27	0.007	0.009	0.011	
C	0.08	0.12	0.18	0.003	0.005	0.007	
D	1.50	1.60	1.70	0.059	0.062	0.066	
Е	1.10	1.20	1.30	0.043	0.047	0.051	
е		0.5 BSC)	0.02 BSC			
L	0.10	0.20	0.30	0.004	0.008	0.012	
HF	1.50	1.60	1.70	0.059	0.062	0.066	

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered traderlands of semiconduction. Components industries, EC (SCILLC) solicit. Ceserves the right to make show arranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specificality of specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax**: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative